Recent advances in gate defined semiconductor quantum dots have shown considerable potential for fault tolerant quantum computing in silicon. To assess the quality of any silicon base material for quantum dots, carrier mobility is one of the most essential metrics. Here we report a peak mobility of , in a commercial silicon wafer by magneto-transport measurements of a series of silicon wafers with different growth types, activation environments and times. By evaluating the Dingle Ratio, we identified the dominant scattering mechanism that limits the mobility is the short-range scattering and the effect of phonon scattering can hardly be observed below 1.5 K. A charge stability diagram of a single quantum dot was also mapped with no visible disturbance caused by disorders, suggesting the high quality of wafers under test. Our results may provide valuable insights into wafer optimization in silicon based quantum computing.
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With the rapid development of silicon quantum devices, quantum dots fabricated on silicon have become one of the most promising candidates for quantum computing. 1 In particular, for nuclear spinfree 28 Si, 2 which is abundant in natural silicon, this kind of structure enables high fidelity control of spin qubits by offering long coherence times. [3] [4] [5] [6] [7] The high quality of silicon based material is prerequisite for any implementation of fault-tolerant quantum computing. 8, 9 The quantity of spin qubits is another challenging hurdle in further developments. As silicon metal-oxide-semiconductors are widely used in commercial electronic devices specifically for their stable performance, 10 leveraging complementary metal-oxide-semiconductor (CMOS) technology to scale up spin-qubit manipulations is attractive. Possible applications in commercial technology of spin qubits have been identified. 11, 12 Therefore, identifying whether commercial silicon wafers are good candidates for quantum devices is worthwhile.
Much of the work on spin qubits in semiconductor quantum dots has been performed on the GaAs/AlGaAs heterostructure 2DEGs with high mobility and low impurity density. 13, 14 Contrastingly, because of the poor interface between Si and SiO2, the mobility of 2DEGs in Si MOS is lower than that in GaAs, leading to many obstacles such as the presence of disorders and weak tunability. 1 Thus, it is important to improve the mobility of MOS devices for silicon spin qubits. There are many factors limiting mobility [15] [16] [17] , and to find out the dominant sources in Si MOS FETs, investigations of magnetotransport in the Hall bars of these structures were performed. By analyzing the mobility as a function of density (n) and quantum life time τ q , the dominant source was identified. 18 These experiments were performed on GaAs/AlGaAs heterostructure, [19] [20] [21] Si MOS FET, 22 and Si/SiGe heterostructure. [23] [24] [25] On this basis, several means to improve mobility of 2DEGs were found including using strained silicon and annealing samples in N2 environments. 26, 27 In this Letter, we fabricated silicon metal-oxide-semiconductor(MOS) Hall bars using commercial silicon wafers with different parameter settings, typically comparing growth types, activation environments and times. By studying the magnetotransport, we found the peak mobility can be improved up to 1.5 m 2 /(V•s) by using both methods of high vacuum annealing during implantation activation and float zone (FZ) growth.
Furthermore, we identified the dominant scattering mechanism that limits the mobility is the shortrange scattering and the effect of phonon scattering can be ignored below 1.5K. A single quantum dot is also fabricated to identify the possibility of producing quantum dots without many disturbances 3 caused by defects.
These devices with Hall bars and quantum dots were fabricated on 8-inch commercial silicon wafers. These kinds of wafers consist of a 10-or 20-nm-thick SiO2 cap formed by thermal oxidation and a 725-μm Si substrate. In fabrication, a standard process was followed for both. The sample preparation is as follows: Regions are ion implanted with a dose of 2×10 Channel length L=300 μm and width W=100 μm are the geometries chosen for Hall bars on the commercial silicon wafers [ Fig. 1(a) ]. The inset of Fig. 1(b) shows the cross section of the structure.
The top gate (faint yellow area) is for applying a DC voltage to accumulate a two-dimensional electron gas (2DEGs) at the Si/SiO2 interface for generating current above a turn-on voltage of Vt = 1.89V. The standard 'turn on' curve of the current of the 2DEGs were determined in Fig. 1(b) . ), the curve follows roughly a ∝ trend, corresponding to the effect of fixed charges. 28 The mobility decreases when 1×10 From an analysis of (B=0 T) as a function of density (n) and varying the gate voltage , a single line is obtained [ Fig. 2(d) ]. By changing the temperature, these curves feature a stable crossing point at a critical electron density ( n c 2.6×10 ) where the resistivity indicates a transition from metal to insulator behavior. 34 When the density is below , resistivity decreases with increasing temperature corresponding to insulating behavior. Contrastingly, the resistivity indicates metal behavior when the density is above . 35 This transitional point to a certain extend reflects the impurity 5 density. Hence, is an important gauge for the degree of disorder in silicon MOS. When the degree of disorders is sufficiently low that there is no more than one within the size of a quantum dot, detection of single spin events without disturbance is possible. 36 The value of in MOS FETs is consistent with the value presented. 
where 0 is the longitudinal resistivity at zero magnetic field, * , is the Dingle factor, and at low field * , /sinh with 2 / , / * is cyclotron frequency, * is effective mass, is Boltzmann's constant, and is quantum life time of the electrons.
When ≫ 1, the extrapolated amplitude for ∆ in Eq. (1) can be deduced to
where C1 is a temperature-independent constant. Given the data in Fig. 3(a) , ln 
where C 2 is another temperature-independent constant. Like Fig. 3(b) , we plotted ln ∆ • as a function of 1/ [ Fig. 3(d) ]; values of were extracted from the linear dependence of data.
In Fig. 3(e) , the transport lifetime is obtained from mobility using Impurities inside the quantum well also suggest this result. The insensitivity of the Dingle Ratio to temperature implies that phonon effects are not dominant here even if we cannot rule out other effects that limit the mobility of wafers. 40 To further improve the quality of MOSFET, it is important to overcome the obstacles at the interface.
To investigate further properties of these structures for quantum devices, we fabricated a single quantum dot with Wafer No.2.2. The quantum dot design was based on a double top-gated architecture, similar to previous work conducted on GaAs and Si. 41, 42 Compared with MOSFET devices, a single quantum dot is defined by several gates that confine the potential of the quantum well. The structure of the planar gates is displayed in Fig. 4(a) . These gates are fabricated between Al2O3 and SiO2. By detecting the property of the single dot, it provides evidence of the good quality of our devices to some extent. In Fig. 4(b) , dozens of tunneling lines are mapped by changing the gate voltage at G3 and G5. These parallel lines show single dot behavior. Moreover, the interval between two proximal lines are gradually larger when lowering the gate voltages, corresponding to the change in the electron number in the dot. Clearly, these lines are not cut off by other lines usually created by disorders. In this regime, no other disturbances are included. This proves that it is possible to fabricate a quantum-dot device without many disorders by following our procedures. Comparisons of peak mobility of different MOSFETs were made under different conditions; nine of them are listed in Table I . We have compared the peak mobility of wafers grown using the Cz method with those grown by the FZ method. Cz silicon is slightly phosphorus (P+) or boron (B+)-doped having resistivities 20-30 Ω•cm whereas FZ silicon is intrinsic and undoped with a resistivity of around 10 kΩ•cm. In Table Ⅰ , the first serial number emphasizes the three different batches of fabrication, and the serial number corresponds to the nine different kinds of samples. Each batch of samples has been fabricated with the same parameter settings. After comparing different batches, the first batch has relatively low peak mobility indicating that the properties vary with different wafers even with the same steps in fabrication. It is possible that this variation stems from their industrial manufacturing. For the rest, one notes a trend in that generally the mobility of the 2DEGs fabricated using FZ wafers is higher than that using Cz wafers. We have repeated the process several times under the same conditions. We attribute this trend to fewer donors in FZ wafers than in Cz wafers. For quantum dots in Si MOS, four kinds of charge transitions are usually considered, namely, dopant atoms, E' centers, Pb centers, and unintentional quantum dots. , respectively. This takes into account the mobility difference between Cz and FZ wafers ( Table Ⅰ) . For FZ wafers, possible effects from dopant atoms is relatively small. For E' centers, the effect is related to the fixed 9 charge, typically arising at the interface between Al2O3 and SiO2. This kind of defect is induced by radiation during e-beam evaporation and is usually located further away from the quantum well.
Another kind of Pb center is formed by a single dangling bond on silicon. 43, 44 Previous experiments have identified that the most common defects come from the interface between Si and SiO2. 39 The final annealing with H2 is performed to passivate the Pb centers. 45 Unintentional quantum dots are formed by strains between different materials, which is not discussed here. More evidence may arise if the component of the atmosphere is quantified to identify which kind of defects eliminates the most.
By comparing the activation step of the same batch, a key aspect in improving mobility is the activation environment. Activation is usually complemented in a N2 or Ar environment at high temperatures of around 1000°C using peak annealing.
46,47
Here, we introduce a high vacuum environment <10 -3 Pa for annealing, and it is clear that the peak mobility of the 2DEGs fabricated in high vacuum environment is higher than that in nitrogen for the same type of wafer. This could be attributed to the decrease in the component of oxygen after this step as oxygen atoms are more difficult to retain in a high vacuum environment. The peak mobility improvement for the same type of wafer is near half for the third batch, which heightens the quality of our wafers. The peak mobility of the 2DEGs has almost doubled after changing the Cz wafers for FZ wafers and using high vacuum activation. In conclusion, we investigated the quantum transport characterization of silicon metal-oxide-semiconductor(MOS) Hall-bars using commercial silicon wafers with different parameter settings, typically comparing growth types, activation environments and times. We obtained a peak mobility of , by using both methods of high vacuum annealing during implantation activation and wafers growth by float zone (FZ) method. In evaluating the Dingle Ratio, we identified the dominant scattering mechanism that limits the mobility is the short-range scattering and the effect of phonon scattering can hardly be observed below 1.5 K.
We also fabricated a single quantum dot with a clear charge stability diagram without no visible disturbance caused by disorders to prove that the wafers are of high quality with our results. More efforts are needed to handle residual impurities and defects at the interface between Si and SiO2. Our results may provide valuable insights into wafer optimization in silicon based quantum computing.
